

Claims

- 1 1. A method for optimizing a system-level simulation of a hardware device, the
2 method comprising the steps of:
3 providing a system-level model;
4 dividing the system-level model into a plurality of functional blocks;
5 providing a mapping between the system-level model and each of the plurality
6 of functional blocks;
7 compiling each functional block into at least one hardware object; and
8 linking the at least one hardware object with the system-level model.
- 1 2. The method of claim 1 wherein the at least one hardware object is expressed
2 as compiled run-time code.
- 1 3. The method of claim 1 wherein each functional block is represented in at least
2 one hardware description language.
- 1 4. The method of claim 1 wherein each functional block is represented in at least
2 one high-level language.
- 1 5. The method of claim 4 wherein the high-level language comprises at least one
2 of C, C++, SystemC, and Java.
- 1 6. The method of claim 1 wherein the at least one hardware object comprises an
2 API.
- 1 7. The method of claim 6 wherein the APIs facilitate interface with application-
2 level software programs.
- 1 8. The method of claim 6 wherein each object API represents a pin-level
2 interface corresponding to a hardware element.

- 1 9. The method of claim 1 wherein the mapping step comprises at least one of the
2 steps of API mapping and abstraction mapping.
- 1 10. The method of claim 9 wherein the mapping step comprises API mapping, the
2 API mapping step itself comprising:
3 receiving input data from the system-level model;
4 translating the input data into a format readable by at least one hardware
5 object;
6 providing the input data to the at least one hardware object; and
7 translating output data from the at least one hardware object into a format
8 readable by the system-level model.
- 1 11. The method of claim 10 wherein (i) the system-level model comprises an API
2 presenting an interface accurate with respect to boundaries of a system clock
3 but having system-specific data and access requirements and (ii) the at least
4 one hardware object comprises an API presenting an interface accurate with
5 respect to boundaries of a system clock but having object-specific data and
6 access requirements, the mapping step reconciling the requirements of the
7 system-level API and each object-level API so as to facilitate data interchange
8 therebetween while maintaining adherence to a system clock.
- 1 12. The method of claim 9 wherein the mapping step comprises abstraction
2 mapping, the abstraction mapping itself comprising an abstract interface to the
3 system-level model and a pin-level interface to at least one hardware object.
- 1 13. The method of claim 12 wherein (i) the system-level model comprises an API
2 presenting an interface accurate with respect to transactions and (ii) the at
3 least one hardware object comprises an API presenting an interface accurate
4 with respect to the boundaries of a system clock, the mapping step reconciling
5 the transaction-based requirements of the system-level API and the clock-

- 6 based requirements of each object-level API so as to facilitate data
7 interchange therebetween while maintaining adherence to the system clock.
- 1 14. The method of claim 13 further comprising providing a control object, the
2 control object controlling advancement of time and execution of transactions
3 to thereby reconcile the transaction-accurate system-level API with the clock-
4 based object-level APIs.
- 1 15. The method of claim 9 further comprising the step of defining a mapping
2 layer.
- 1 16. The method of claim 15 wherein the mapping layer comprises a declaration
2 module, a instantiation module, a sensitization module, an initialization
3 module, an execution module, and an output scheduling module.
- 1 17. The method of claim 16 wherein the declaration module defines a wrapper
2 module inside the system-level model for accessing the at least one hardware
3 object.
- 1 18. The method of claim 16 wherein the instantiation module creates an instance
2 of the at least one hardware object, the at least one hardware object
3 comprising at least one data structure, wherein the at least one data structure
4 receives data from the mapping layer.
- 1 19. The method of claim 16 wherein the sensitization module detects a change to
2 a pin of a pin-level interface to the at least one hardware object, the change
3 representing a signal which, if applied to a pin of a hardware element
4 corresponding to the at least one hardware object, would affect an output pin
5 of the hardware element.
- 1 20. The method of claim 19 wherein the change comprises assertion of at least
2 one of (i) a clock signal, (ii) an asynchronous reset signal, and (iii) a signal
3 affecting an output pin without requiring toggling of a system clock.
- 1 21. The method of claim 16 wherein the at least one hardware object comprises at

2 least one data structure, wherein the initialization module assigns at least one
3 value to the at least one data structure, thereby initializing the at least one data
4 structure.

1 22. The method of claim 16 wherein the execution module copies input data from
2 the mapping layer to the at least one hardware object, executes the at least one
3 hardware object in accordance with the input data, and copies output data
4 from the at least one hardware object to the mapping layer.

1 23. The method of claim 16 wherein the output scheduling module determines
2 when output data is copied from the mapping layer to the system-level model.

1 24. An apparatus for integrating a system-level simulation and a hardware device,
2 comprising:

3 a system-level model divided into a plurality of functional blocks, each
4 functional block being represented by at least one hardware object linked
5 to the system-level model; and

6 a mapping layer between the system-level model and each of the plurality of
7 functional blocks.

1 25. The apparatus of claim 24 wherein each hardware object is expressed as
2 compiled run-time code.

1 26. The apparatus of claim 24 wherein each functional block is represented in a
2 hardware description language.

1 27. The apparatus of claim 24 wherein each functional block is represented in at
2 least one high-level language.

1 28. The apparatus of claim 28 wherein the high-level language comprises at least
2 one of C, C++, SystemC, and Java.

1 29. The apparatus of claim 24 wherein each hardware object comprises an API.

- 1 30. The apparatus of claim 29 wherein the API facilitates interface with
2 application-level software programs.
- 1 31. The apparatus of claim 29 wherein the API is a pin-level interface
2 corresponding to a hardware element.
- 1 32. The apparatus of claim 29 wherein the mapping layer comprises an API
2 mapping module configured to (i) receive input data from the system-level
3 model, (ii) translate the input data into a format readable by a hardware object,
4 (iii) provide the input data to the hardware object, and (iv) translate output
5 data from the hardware object into a format readable by the system-level
6 model.
- 1 33. The apparatus of claim 32 wherein (i) the system-level model comprises an
2 API presenting an interface accurate with respect to boundaries of a system
3 clock but having system-specific data and access requirements and (ii) the
4 hardware object comprises an API that presents an interface accurate with
5 respect to boundaries of a system clock but having object-specific data and
6 access requirements, the mapping layer reconciling the requirements of the
7 system-level API and each object-level API so as to facilitate data interchange
8 therebetween while maintaining adherence to a system clock.
- 1 34. The apparatus of claim 33 wherein the mapping layer comprises an
2 abstraction mapping module that itself comprises an abstract interface to the
3 system-level model and a pin-level interface to a hardware object.
- 1 35. The apparatus of claim 34 wherein (i) the system-level model comprises an
2 API presenting an interface accurate with respect to transactions and (ii) the
3 hardware object comprises an API that presents an interface accurate with
4 respect to the boundaries of a system clock, the mapping layer reconciling the
5 transaction-based requirements of the system-level API and the clock-based
6 requirements of each object-level API so as to facilitate data interchange
7 therebetween while maintaining adherence to the system clock.

- 1 36. The apparatus of claim 35 further comprising a control object, the control
2 object controlling advancement of time and execution of transactions to
3 reconcile the transaction-accurate system-level API with the clock-based
4 object-level APIs.
- 1 37. The apparatus of claim 24 wherein the mapping layer comprises a declaration
2 module, an instantiation module, a sensitization module, an initialization
3 module, an execution module, and an output scheduling module.
- 1 38. The apparatus of claim 37 wherein the declaration module is configured to
2 define a template of the hardware object to facilitate interface with the system-
3 level model.
- 1 39. The apparatus of claim 37 wherein the instantiation module is configured to
2 create an instance of the hardware object, the instance comprising a data
3 structure configured to receive data from the mapping layer.
- 1 40. The apparatus of claim 37 wherein the sensitization module comprises means
2 enabling the mapping layer to detect a change to a pin of a pin-level interface
3 of the hardware object, the change representing a signal which, if applied to a
4 pin of a hardware element corresponding to the hardware object, would affect
5 an output pin of the hardware element.
- 1 41. The apparatus of claim 40 wherein the change comprises assertion of at least
2 one of (i) a clock signal, (ii) an asynchronous reset signal, and (iii) a signal
3 affecting an output pin without requiring toggling of a system clock.
- 1 42. The apparatus of claim 37 wherein the hardware object comprises a data
2 structure for receiving an initialization value from the initialization module.
- 1 43. The apparatus of claim 37 wherein the execution module is configured to (i)
2 copy input data from the mapping layer to the hardware object, (ii) execute the
3 hardware object in accordance with the input data, and (iii) copy output data
4 from the hardware object to the mapping layer.

1 44. The apparatus of claim 37 wherein the output scheduling module is
2 configured to determine when output data is copied from the mapping layer to
3 the system-level model and to thereupon make the output data available to the
4 system-level model.